

Compal Confidential

MB Schematic Document

FH51M
LA-J871P

Rev:1.0

2020.02.11

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	Cover Sheet
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number FH51M M/B LA-J871P
				Date: Tuesday, February 11, 2020	Rev 1.0
				Sheet 1 of 112	

mDP - JDP1
- VGA Port E
P. 39

HDMI - JHDMI1
- VGA Port C
P. 40

VBIOS ROM
- SOP8
- Size : 1M
P. 29


N18P-G61/G62
- MAX-Q
- GDDR6 4G
P. 27-37


eDP - JEDP1
- CPU eDP
P. 38

**CoffeeLake H Processor
BGA1440 (42X28)
(CFL-H & CML-H_ 8+2)**
P. 6-13

Memory BUS

Interleaved (DDR4 2400/2666)


- DDR4 So-DIMM 260 pin
- Channel A
- BANK 0,1,2,3
- Address : 0XA0/1 P. 23


- DDR4 So-DIMM 260 pin
- Channel B
- BANK 4,5,6,7
- Address : 0XA3/4 P. 24

X4 DMI

**Cannonlake PCH - H
FCBGA874 (25X24)**
P. 14-21

**CFL-H : HM370
CML-H : HM470**

SPI ROM 16M
- SOP8
- Size : 16M
P. 16

SPI

LPC/eSPI BUS

TPM
- NPCT750
P. 66

EC KB9022
P. 58

I2C/PS2

Int.KBD
- KSI/KSO
- W/BL or 4 Zone RGB
P. 63

Extend IC
- I2C
- KC3810 P. 59

Fan Control*2
page 77

EMR - JEMR1
- PCH I2C0
P. 64

Touch Pad
- EC PS2
- PCH I2C1 P. 63

HD Audio

I2C

HDA Codec
- ALC295
P. 56

Int. Speaker
- ON IO/B > L
- ON M/B > R

Int. DMIC
- On CCD Module

Audio Jack
- On IO/B

LAN(GbE) JRJ45
- PCIE 2.0 5GT/s
- Port 14
- E2600

USB3.1 - JUSB 3
- GEN2
- USB3.1 Port 2
- USB2.0 Port 2

USB3.1 - JUSB 2
- GEN2
- USB3.1 Port 5
- USB2.0 Port 3

USB3.1 - JUSB 1
- GEN2
- On M/B
- Port 1
- W/USB Charger (SLGC55544)
P. 71

Type C - JTPEC1
- USB3.1 GEN2
- USB3.1 Port3&4
- RTS5441E
P. 42-43

USB3 Re-driver
- PS8713

USB3 Re-driver
- PS8713


HDD - JHDD1
- SATA 3.0
- Port 13 (SATA 0B)
P. 67

SSD - JSSD3 (PCIE/SATA)
- PCIE 2.0 5GT/s
- PCIE Port 17-20
- SATA @ Port 17
P. 69

SSD - JSSD2 (PCIE/SATA)
- PCIE 2.0 5GT/s
- PCIE Port 9-12
- SATA @ Port 12
P. 68

SSD - JSSD1 (PCIE)
- PCIE 2.0 5GT/s
- PCIE Port 21-24
P. 68

WIFI - JNGFF1
- PCIE1.0 2.5GT/s
- PCIE Port 15


- USB2 Port 4
P. 52


DDC Camera
- Port 5
P. 38


Finger print
- USB2 Port 8
P. 66

Tuch Screen
- USB2 Port 6
- PCH I2C2
P. 38

Sub Board	
IO/B (JIO1/JIO2)	P. 73
HS/B (JHS1)	P. 66
TURBO/B (JTURBO1)	P. 77
RTC CKT. (JRTC1)	
RTC CKT. (JRTC1)	P. 20
Power On/Of f KCT	
Power On/Of f KCT	P. 63
HW Circuit DC/DC	
HW Circuit DC/DC	P. 78
Power Circuit DC/DC	
Power Circuit DC/DC	P. 82-111

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Block Diagrams	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	FHS1M M/B LA-J871P
				Date:	Tuesday, February 11, 2020
				Sheet	2 of 112
				Rev	1.0





Coffee Lake-H
- Re-fresh R0 stepping

UC1

CFLI5QS@
S IC CL8068404121905 QRR5 U0 2.4G FCBGA
SA0000COG00

UC5

CFLI5@
S IC CL8068404121905 SRF6X U0 2.4G
SA0000COG40

UH1

CFLPCHQS@
S IC FH82HM470 QNYF B0 BGA 874P PCH-
SA0000BPF10

Comet Lake-H

UC1

CMLI5QS@
S IC CL8070104398806 QTJ1 R0 2.1G 1440 S
SA0000D3I10

UC6

CMLI5@
S IC CL8070104399510 SRH84 R1 2.5G
SA0000DCP40

UC1

CMLI7QS@
S IC CL8070104398908 QTJ2 R0 2.4G 1440 S
SA0000D3N10

UC8


CMLI7@
S IC CL8070104399510 SRH84 R1 2.5G
SA0000DCP40

UC1

CMLI9QS@
S IC CL8070104399007 QTJ0 R0 2.8G S
SA0000D3G10

UH1

CMLPCH@
S IC FH82HM470 SRJAU A0 FCBGA PCH-H
SA0000DDP80




Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2019/09/20		Deciphered Date		2020/09/20		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								CFL-H(1/8)DDI/eDP					
								Size		Document Number		Rev	
								Custom		FH51M M/B LA-J871P		1.0	
								Date:		Tuesday, February 11, 2020		Sheet 6 of 112	

1



Security Classification		Compal Secret Data		Compal Electronics, Inc. CFL-H(2/8)DIMMA	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Tuesday, February 11, 2020 FH51M M/B LA-J871P	
Date:	Tuesday, February 11, 2020	Sheet	7	of	112

CHANNEL-B Interleaved Memory





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CFL-H(3/8)DIMMB	
Size	Document Number	Rev		1.0	
Custom	FHS1M M/B LA-J871P				
Date:	Tuesday, February 11, 2020	Sheet	8	of	112

PEG&DMI


To DGPU
PEG Lane Reversed

To DGPU
PEG Lane Reversed




To PCH

To PCH



CFL-H_BGA1440

1. The total Length of Data and Clock (from CPU to each VR) must be equal (± 0.1 inch).
2. Route the Alert signal between the Clock and the Data signals.
3. Place those resistors close CPU side.



<ul style="list-style-type: none"> CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted <ul style="list-style-type: none"> 1 = (Default) Normal Operation; 0 = Stall. 	
<ul style="list-style-type: none"> CFG[2]: PCI Express* Static x16 Lane Numbering Reversal. <ul style="list-style-type: none"> 1 = Normal operation 0 = Lane numbers reversed. 	
<ul style="list-style-type: none"> CFG[4]: eDP enable: <ul style="list-style-type: none"> 1 = Disabled. 0 = Enabled. 	
<ul style="list-style-type: none"> CFG[6:5]: PCI Express* Bifurcation: <ul style="list-style-type: none"> 00 = 1 x8, 2 x4 PCI Express* 01 = reserved 10 = 2 x8 PCI Express* 11 = 1 x16 PCI Express* 	
<ul style="list-style-type: none"> CFG[7]: PEG Training: <ul style="list-style-type: none"> 1 = (default) PEG train immediately following RESET# de assertion. 0 = PEG Wait for BIOS for training. 	

0.1uF 0.201 10V6K1 2 CC65 H_CPUUPWRGD


1000P 0.402 50V7K1 2 CC66 H_PROCHOT#_R

0.1uF 0.201 10V6K1 2 CC67 H_THERMTRIP#

1000P 0.402 50V7K1 2 CC68 EC_VCCST_PG

Near CPU side



8/21 follow 1050 Request



```


+1.05VS_VCCSTG
*20191024
- CML RCP/PDG/Check list , PROC_TDO PU 100 ohm to VCCXT
*20191104
- CMC@ change to always pop (RC76/77/78/79)

```




Security Classification		Compal Secret Data		Compal Electronics, Inc. CFL-H(5/8)CFG,SVID	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Document Number	
				FHS1M M/B LA-J871P	
Date:				Tuesday, February 11, 2020	Sheet 10 of 112

GT
32000mA (Hexa Core GT2)




CFL-H_BGA1440
@

1. VccGT_SENSE / VssGT_SENSE Trace Length Match < 25 mils
2. Maintain 25-mil separation distance away from any other dynamic signals.




CFL-H_BGA1440
@


1. Vcc_SENSE / Vss_SENSE Trace Length Match < 25 mils
2. Maintain 25-mil separation distance away from any other dynamic signals.




CFL-H_BGA1440
@

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2019/09/20		Deciphered Date		2020/09/20		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						CFL-H(6/8)VCC CORE/GT					
						Size		Document Number		Rev	
						Custom		FH51M M/B LA-J871P		1.0	
						Date:		Tuesday, February 11, 2020		Sheet 11 of 112	








The 30 HSI0 lanes on PCH-H supports the following configurations:






- Up to 24 PCIe* Lanes
 - A maximum of 16 PCIe* Ports (or devices) can be enabled
 - When a GbE Port is enabled, the maximum number of PCIe* Ports (or devices) that can be enabled reduces based off the following:
 - Max PCIe* Ports (or devices) = 16 - GbE (0 or 1)
 - PCIe* Lanes 1-4 (PCIe* Controller #1), 5-8 (PCIe* Controller #2), 9-12 (PCIe* Controller #3), 13-16 (PCIe* Controller #4), 17-20 (PCIe* Controller #5), and 21-24 (PCIe* Controller #6) can be individually configured
- Up to 6 SATA Lanes
 - A maximum of 6 SATA Ports (or devices) can be enabled
 - SATA Lane 0 has the flexibility to be mapped to Flex I/O Lane 16 or 18
 - SATA Lane 1 has the flexibility to be mapped to Flex I/O Lane 17 or 19
- Up to 10 USB 3.1 Lanes
 - A maximum of 10 USB 3.1 Ports (or devices) can be enabled
 - Up to 4 GbE Lanes
 - A maximum of 1 GbE Port (or device) can be enabled
 - Supports up to 3 Remapped (Intel® Rapid Storage Technology) PCIe* storage devices
 - x2 Intel® Optane® Memory Device
 - See the "PCI Express* (PCIe*)" chapter for the PCH PCIe* Controllers, configurations, and lanes that can be used for Intel® Rapid Storage Technology PCIe* storage support
- For unused SATA/PCIe* Combo Lanes, Flex I/O Lanes that can be configured as PCIe* or SATA, the lanes must be statically assigned to SATA or PCIe* via the SATA/PCIe Combo Port Soft Straps discussed in the SPI Programming Guide and through the Intel® Flash Image Tool (FIT) tool.

HSIO Lane Assignments – Comet Lake PCH-H






Intel® RST for PCIe Storage port configurable as M.2 x2/x4

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	PCH(1/8)DMI/PCIE/USB2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	FH51M M/B LA-J871P
				Date	Tuesday, February 11, 2020
				Sheet	14 of 112





571391_CFL_R_PDG_Rev0p71
To avoid floating input at the I/O pin BRI_RSP and RGI_RSP it is recommended to add a weak pull up resistor to the SoC pin with a recommended value of 20K ohm.


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH(2/8)CLK/CNV1/SD	
Size	Document Number	Rev		1.0	
Custom	FHS15M/B LA-J871P	Date:		Tuesday, February 11, 2020	
Sheet		15		of 112	






Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH(3/8)DDC/SPI		
				Size	Document Number	Rev
				Custom	FH51M M/B LA-J871P	1.0
Date:				Tuesday, February 11, 2020	Sheet	16 of 112









Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	Reserve
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Tuesday, February 11, 2020
				Sheet	22 of 112
				Rev	1.0
				FH51M M/B LA-J871P	


CHANNEL-A (Interleaved Memory)

> BOT : Reverse type (4mm)


> Non-ECC SO-DIMM

SPD ADDRESS FOR CHANNEL A :
WRITE ADDRESS: 0XA0
READ ADDRESS: 0XA1
SA0 = 0; SA1 = 0; SA2 = 0.
DDR4POR OPERATING SPEED: 1867 MT/S
STRETCH GOAL IS 2133 MT/S


Layout Note:
Place near JDIMM1.257,259




Layout Note:
PLACE THE CAP near JDIMM1. 164





Layout Note:
Place near JDIMM1



Layout Note:
Place near JDIMM1.258





Part Number: SP07001CY00
Part Value: S SOCKET LOTES ADDR0206-P001A 260P DDR4



VREF traces should be at least 20 mils wide with 20 mils spacing to other signals

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2019/09/20		Deciphered Date		2020/09/20		Title		DDRIV_CHA: DIMM0	
Size		Document Number		Date:		Tuesday, February 11, 2020		Sheet		28 of 112	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Rev		1.0		FH51M M/B LA-J871P					

> Non-ECC SO-DIMM







Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2019/09/20	Deciphered Date	2020/09/20	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					DDRIV_CHB: DIMM0		
					Size	Document Number	Rev
					FH51M M/B LA-J87P1		1.0
Date:		Tuesday, February 11, 2020		Sheet	24	of	112

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	Reserve
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				FH51M M/B LA-J871P	
				Date:	Tuesday, February 11, 2020
				Sheet	25 of 112
				Rev	1.0

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	Reserve
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				FH51M M/B LA-J871P	
				Date:	Tuesday, February 11, 2020
				Sheet	26 of 112
				Rev	1.0



Strap Pins see Note 1				FS_OVERT* Function	
ROM_SO	ROM_SI	ROM_SCL	ROM_SCLK		
L	L	L	L	FS_OVERT* function ENABLED	
L	L	L	H	FS_OVERT* function DISABLED (Reserved; do not configure)	
all other configurations				(Reserved; do not configure)	

Table 8. N18P-G62/G61 GDDR6 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	2Chx256Mx16	1.2V and 1.25V ²	Micron	MT61K256M32JE-14:A	A-die	0x1	14 Gbps	1940 ³	Full	Production candidate
			Samsung	K4Z80325BC-HC14	C-die	0x0	14 Gbps	2001 ⁴	Full	Production candidate

Notes:

- For N18P-G62/G61, the maximum allowable memory case temperature is 95 °C.
- DVS is required to run WCLK > 5500 MHz.
- Before the date code is available, the specially screened (for 11 Gbps @ 1.2V support) Micron memory will include the "GDDR6 1.2V @ 11 Gbps" words in the label.
- Before the date code is available, the specially screened (for 11 Gbps @ 1.2V support) Samsung memory is identified by "SPL" letters inserted before the seven digits in its lot ID.


Table 12.3 RAMCFG

Strap Pins see Note			RAMCFG Setting Number	
STRAP2	STRAP1	STRAP0	(see Memory RVL for memory configs corresponding to these numbers)	
L	L	L	0 (0x0000)	
L	L	H	1 (0x0001)	
L	H	L	2 (0x0002)	
L	H	H	3 (0x0003)	
H	L	L	4 (0x0004)	
H	L	H	5 (0x0005)	
H	H	L	6 (0x0006)	
H	H	H	7 (0x0007)	
L	L	M	8 (0x0008)	
L	M	L	9 (0x0009)	
L	M	H	10 (0x000A)	
L	H	M	11 (0x000B)	
M	L	L	12 (0x000C)	
M	L	H	13 (0x000D)	

SMB_ATT_ADDR	
★ LOW	Single GPU
High	Dual GPU
DEVID_SEL	
★ LOW	Orig. Device ID
High	Support G-Sync GPUID
VGA_DEVICE	
★ LOW	3D Device
High	VGA Device
PCIE_CFG	
★ LOW	Normal signal swing
High	Reduce the signal amplitude

Strap Pins Note 1		Functions Selected by This Strapping				
STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0
L	L	H	0	0	1	0
L	H	L	0	0	1	1
L	H	H	0	0	1	1
H	L	L	0	1	0	0
H	L	H	0	1	0	1
H	H	L	0	1	0	1
H	H	H	0	1	1	1
L	L	M	1	0	0	0
L	M	L	1	0	0	1
L	M	H	1	0	1	1
L	H	M	1	0	1	1
M	L	L	1	1	0	0
M	L	H	1	1	0	1
M	H	L	1	1	1	0
M	H	H	1	1	1	1


N17P VDD5
1uF*5/4.7uF*5 (under GPU)
330uF*1/22uF*3/10uF*2/4.7uF*2




N18P-G0_FCBGA960-D
@

UWIF

Part 6 of 7



N18P-G0_FCBGA960-D
@



AH11 RV3952 N17P@ 1 0.0402_5%
NC
C16
GND_OPT
W32
GND_OPT

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2019/09/20		Deciphered Date		2020/09/20		Title			
GND		GND		GND		GND		N18P(S11)-G61/G62 POWER & GND			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number		Rev		FHS1M M/B LA-J871P			
Date:		Tuesday, February 11, 2020		Sheet		31 of 112					


Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	N18P(8/11)-Reserve
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Tuesday, February 11, 2020
				Rev	1.0
				Sheet	34 of 112




Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	N18P(9/11)-Reserve
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Tuesday, February 11, 2020
				Rev	1.0
				Sheet	35 of 112








+1.8V_AON/+3VSDGPU




+1.8V_MAIN



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	<i>N18P(11/11)-DC INTERFACE</i>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DESIGNER EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				<i>FH51M M/B LA-J871P</i>	
Date:				Tuesday, February 11, 2020	Sheet 37 of 112




OE#	S	INPUT/OUTPUT A	Function
L	L	B1	A=B1
L	H	B2	A=B2
H	X	Z	NC



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2019/09/20				Title			
Deciphered Date				2020/09/20				DP CONN (TUSB546)			
Size				Document Number				Rev			
Custom				FH51M M/B LA-J871P				1.0			
Date				Tuesday, February 11, 2020				Sheet			
				39				of			
				112							






THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Tuesday, February 11, 2020
				Sheet	41 of 112
				Rev	1.0
				FH51M M/B LA-J871P	

20191014
- Change to "with no Dual Role support"
- 5441E only uses the function of CC & Power SW



5441E Current Limit		
M1	M0	MODE
L	H	0.9A
H	L	1.5A
H	H	3A

confirm realtek hand-shake





RTS5441 M0 truth table by 2018 BIOS spec				
TYPEPEC_1P5A_EC	MODE	limit point	Condition	
H	3A	3.5A	AC mode or Battery >30%	
L	1.5A	1.92A	Battery <30% when DC mode	

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	
				CC+USB TYPE C	
				Size	Rev
				Custom	1.0
				FH51M M/B LA-J871P	
				Date	Sheet
				Tuesday, February 11, 2020	42 of 112



20191014
- Change to "with no Dual Role support"
- CS112/113/114/115 change to 0.33U

20191016
- USB3 Port5 change to Port3

20191015 - Pin SWAP for layout
20191016 For ESD request - Gen2 Solution SC300006T00



G518 MOS Current Limit					
GPP_B1 (TYPEC_1P5A)	GPP_B4 (TYPEC_3A)	RSET(kΩ)	MODE	limit point	
L	L	6.2	0.9A	1.09A	
L	H	3.53	1.5A	1.92A	
H	L	2.54	2A	2.67A	
*H	H	1.94	3A	3.5A	



CC1_VCONN & CC2_VCONN need 20mil trace width.

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev 1.0	
				Date: Tuesday, February 11, 2020	
				Sheet 44 of 112	

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Tuesday, February 11, 2020
				Sheet	45 of 112
				Rev	1.0
				FH51M M/B LA-J871P	

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev 1.0	
				Date: Tuesday, February 11, 2020	
				Sheet 46 of 112	

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Tuesday, February 11, 2020	Sheet 47 of 112

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				FH51M M/B LA-J871P	
				Date:	Tuesday, February 11, 2020
				Sheet	48 of 112
				Rev	1.0

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					FH51M M/B LA-J871P
				Date:	Tuesday, February 11, 2020
				Sheet	49 of 112
				Rev	1.0




Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Tuesday, February 11, 2020
				Sheet	50 of 112
				Rev	1.0
				FH51M M/B LA-J871P	

20190918
LAN more to IO/B

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	LAN Killer-E2600
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number
				Date	Rev
				Tuesday, February 11, 2020	1.0
				Sheet	51 of 112

Wireless LAN




NGFF WL+BT (KEY E)

74	1.3V	GND	75
76	1.3V	RESERVED/REFCLKIN1	78
72	1.3V	RESERVED/REFCLKP1	71
70	UM_Power_BRC/GPIO/PENALTY#	GND	69
68	UM_Power_SINK/CLKREQ1#	Reserved/PERn1	67
66	UM_SWAP/PER1#	Reserved/PERp1	65
64	RESERVED	GND	63
62	ALERT# (IO(0.3V))	Reserved/PETn1	61
60	QCCCLK (IO(0.3V))	Reserved/PETp1	59
58	QCCDATA (IO(0.3V))	GND	57
56	W_DISABLE1 (IO(0.3V))	PENALTY# (IO(0.3V))	55
54	Reserved/W_DISABLE1 (IO(0.3V))	CLKREQ0 (IO(0.3V))	53
52	PERST0W (IO(0.3V))	GND	51
50	SUSCLK32MHz (IO(0.3V))	REFCLKIN0	49
48	CODEX1 (IO(0.1.8V))	REFCLKP0	47
46	CODEX2 (IO(0.1.8V))	GND	45
44	CODEX3 (IO(0.1.8V))	PETn0	43
42	VENDOR DEFINED	PERp0	41
40	VENDOR DEFINED	GND	39
38	VENDOR DEFINED	PETn0	37
36	UART1CTS (IO(0.1.8V))	PETp0	35
34	UART1CTS (IO(0.1.8V))	GND	33
32	UART1TX (IO(0.1.8V))	Serial Peripheral Interface	
30	UART1RX (IO(0.1.8V))	Serial Peripheral Interface	
28	UART1RX (IO(0.1.8V))	SIO0 Wake# (IO(0.1.8V))	23
26	GND	SIO0 DAT#N0 (IO(0.1.8V))	21
24	GND	SIO0 DAT#P0 (IO(0.1.8V))	19
22	LED2# (I/O0)	SIO0 DAT#N1 (IO(0.1.8V))	17
20	PC0M_OUT/IS25_OUT (IO(0.1.8V))	SIO0 DAT#P1 (IO(0.1.8V))	15
18	PC0M_IN/IS25_IN (IO(0.1.8V))	SIO0 CMD (IO(0.1.8V))	13
16	PC0M_SYNC/IS25_WS (IO(0.1.8V))	SIO0 CLK (IO(0.1.8V))	9
14	PC0M_CLK/IS25_SCK (IO(0.1.8V))	GND	7
12	LED2# (I/O0)	GND	6
10	1.3V	USB_D-	5
8	1.3V	USB_D+	4
6	1.3V	GND	3

(link to PICE Port 3)
PCIE X1


(From PCH CLKOUT2)
PCIE CLK




20191205 [FH5VF CNVi review]

```
Pin10 - RM41 Close to PCH
Pin14 - CLKREQ_CNV# PD RM69(71.5K) (Reserve)
Pin20 - UART_WAKE PU RM70(4.7K) (Reserve)
Pin22 - RM36@M.2 / RH181@PCH
Pin32 - RM37@PCH / RH22@M.2
Pin34 - RM67@M.2 / RH182@PCH
Pin36 - RM68@PCH / RH15@M.2
```

KEY E



reserve for BT_ON OD pull high (1.0)



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				M.2 Key E (WLAN)		
				Size	Document Number	Rev
				Custord	FH51M M/B LA-J871P	1.0
Date:				Tuesday, February 11, 2020	Sheet	52 of 112

Reserve Page


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Tuesday, February 11, 2020
				Sheet	53 of 112
				Rev	1.0
				FH51M M/B LA-J871P	

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Tuesday, February 11, 2020
				Sheet	54 of 112
				Rev	1.0
				FH51M M/B LA-J871P	

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev 1.0	
				Date: Tuesday, February 11, 2020	
				Sheet 55 of 112	

[illegible]

The schematic diagram illustrates the audio output stage of the TI-99/4A. It features a multi-stage BJT amplifier. The input stage uses a 2N3906 PNP BJT (RA16) with a 2.2K 0.402 5% resistor (RA10) and a 200K 0.402 5% resistor (RA17) to the +MIC2_VREF0_L input. The output of this stage is connected to the base of a 2N3904 NPN BJT (RA18) through a 2.2K 0.402 5% resistor (RA19). The 2N3904 BJT (RA18) is configured as a common-emitter amplifier, with its emitter connected to ground and its collector connected to the base of another 2N3904 NPN BJT (RA20) through a 2.2K 0.402 5% resistor (RA21). The 2N3904 BJT (RA20) is also configured as a common-emitter amplifier, with its emitter connected to ground and its collector connected to the output of the stage, which is then connected to the HP_PLUG# <73> output through a 200K 0.402 1% resistor (RA21). The output is also connected to a 0.1uF 0.001 100K capacitor (CA24) to ground. The circuit is powered by a +5V DVPD supply, which is connected to the base of the 2N3904 BJT (RA18) through a 2.2K 0.402 5% resistor (RA19). A note indicates that the 200K 0.402 1% resistor is for the HP_PLUG# <73> output.

M/B

SPKR+ LA6 1 EM1@ 2 HCB1608KF-121T30_0603 SPK+ R+ 1 2

SPKR- LA7 1 EM1@ 2 HCB1608KF-121T30_0603 SPK- R- 1 2

CONN@ SP4










G1 G2 3 4

CVILU_C4202M2HR-NH SP02001CK00




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	Audio Code ALC295	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Date	FH51M MB LA-J871P	
				Issued	Tuesday, February 11, 2020	Sheet 56 of 112

Reserve Page



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				FH51M M/B LA-J871P	
				Date:	Tuesday, February 11, 2020
				Sheet	57 of 112
				Rev	1.0





ESPI Bus Pin : 1-5.7.8.10.12.14
LPC Bus Pin : 3-5.7.8.10.12.13




CO-LAY with KB9032QA (SA000080J00)






ESPI Bus Pin : 1-5.7.8.10.12.14
LPC Bus Pin : 3-5.7.8.10.12.13






CO-LAY with KB9032QA (SA000080J00)




ESPI Bus Pin : 1-5.7.8.10.12.14
LPC Bus Pin : 3-5.7.8.10.12.13




CO-LAY with KB9032QA (SA000080J00)




Board ID - Analog Board ID definition, Please see page 3.



near SOC




20191025 - Reserved Thermal_ALERT#



20200114 - RB87 Change to R-short



20191206 - RB79/RB80 change power source to +5VS for power leakage



20191206 - RB79/RB80 change power source to +5VS for power leakage




20191206 - RB79/RB80 change power source to +5VS for power leakage



20191206 - RB79/RB80 change power source to +5VS for power leakage



20191206 - RB79/RB80 change power source to +5VS for power leakage



20191206 - RB79/RB80 change power source to +5VS for power leakage




20191206 - RB79/RB80 change power source to +5VS for power leakage



20191206 - RB79/RB80 change power source to +5VS for power leakage




20191206 - RB79/RB80 change power source to +5VS for power leakage



Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		2020/09/20	
2019/09/20		2020/09/20		EC_ENE-KB9022	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Rev	
Customer		Document Number		1.0	
Date:		Tuesday, February 11, 2020		Sheet	
		58		of	
		112			

*NMI_DBG#; is a debug pin for EC to
infrom BIOS after press hot key.
OMEN New ESB CLK&DAT for Extend I/O




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				N18E-GDDR6 D	
				Size	Document Number
				FH51M M/B LA-J871P	
				Date:	Tuesday, February 11, 2020
				Sheet	59 of 112
				Rev	1.0


Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev 1.0	
				Date: Tuesday, February 11, 2020	
				Sheet 60 of 112	


Cannonlake
PCH - H

KB9022






20200211
- RG4/RG11 change to 1k







Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LED	
				Size	Document Number
				FH51M M/B LA-J871P	
				Date:	Rev
				Tuesday, February 11, 2020	1.0
				Sheet	62 of 112

ON/OFF BTN
- For TEST



Touch Pad




LED driver





```
20191016
- Remove QE62/RE70/RE69
- PU +5VALW @ EC
```

```
20191001
- Change to +5VS only
- KBL_EN only (Check EC Code)
- pop (Normal & RGB)

20200115
- R41/R18 change to R-short
```




KB Conn. / Backlight




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				KB & TP & TPM Connector	
				Size	
				Document Number	
				Rev	1.0
				FHS1M MB LA-J871P	
				Date:	February 11, 2020
				Sheet	63 of 112



3V_PEN



EMR




1.8V_PEN





20191008
- QY6/QY8 change to SB000016K00
Default use 0ohm(WC33V@)

I2C



MISC signal




Security Classification		Compal Secret Data		Title	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date:	Tuesday, February 11, 2020
				Sheet	64 of 112
				Rev	1.0
				FH51M M/B LA-J871P	


Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					FH51M M/B LA-J871P
				Date:	Tuesday, February 11, 2020
				Sheet	65 of 112
				Rev	1.0


To Hall sensor/B




THERMAL SENSOR




Close to SO-DIMM




Close to Thermal SKIN







Close to VRAM choke




TPM



Finger Print




PIN	ETU801	FA577E-1200
1	+FP_VCC (5V)	+FP_VCC (3V)
2	USBP	D+
3	USBN	D-
4	GND	GND
5	NC	NC
6	NC	NC
7		NC
8		NC



SA0000AQ250, S IC NPCT750AABYX QFN 32P TPM

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Sensors/FP/TPM
				Rev 1.0
				FAH51M M/B LA-J871P
				Date: Tuesday, February 11, 2020
				Sheet 66 of 112





20190918


Remove HDD Re-driver

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDD/ Re-Driver/ G-sensor	
Size	Document	Number	Rev	1.0	
Custom	FH51M M/B LA-J871P			Date: Tuesday, February 11, 2020	
Sheet		67		of 112	

20191017 Power source
> +3VS_SSD2 : JSSD2
> +3VS_SSD3 : JSSD1 & JSSD3



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SATA/PCIE-SSD	
Size	Document	Number	Rev	FH51M M/B LA-J871P	
Date:	Tuesday, February 11, 2020	Sheet	68 of 112		







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Tuesday, February 11, 2020
				Sheet	69 of 112
				Rev	1.0
				FH51M M/B LA-J871P	


Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Tuesday, February 11, 2020
				Sheet	70 of 112
				Rev	1.0
				FH51M M/B LA-J871P	

USB3.0




USB Host Charger



0911 Rerserve PU, vendor suggest to EC control if future need support SDP2

USB Host Charger Truth Table

CHG_EN	CTL1	CTL2	CTL3	ILIM_SEL	MODE	Current Limit Setting	Note
0	1	0	1	1	SDP1-OFF	ILIM_H	Port power off
0	1	0	1	1	SDP1	ILIM_H	Data Lines Connected
0	1	1	1	1	DCP Auto	ILIM_H	Data Lines Disconnected
1	1	1	1	1	CDP	ILIM_H	Data Lines Connected




20190918

USB3 Port3 move to IO/B

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Tuesday, February 11, 2020
				Sheet	72 of 112
				Rev	1.0
				FH51M M/B LA-J871P	



IO/B CONN



1209A
- IO_B change pin define

20191008
- LAN PCIE&CLK Remove AC Cap > Vender confirm
(CL136/137/138/139)

20191016
- Change to Port5



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	IO/B LAN E2600	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTOMER TO THE COMPETITIVE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	FH51M M/B LA-J871P	1.0
				Date:	Tuesday, February 11, 2020	Sheet 73 of 112

Reserve Page


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev 1.0	
				Date: Tuesday, February 11, 2020	
				Sheet 74 of 112	

Reserve Page



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Tuesday, February 11, 2020
				Sheet	75 of 112
				Rev	1.0
				FH51M M/B LA-J871P	

Reserve Page


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev 1.0	
				Date: Tuesday, February 11, 2020	
				Sheet 76 of 112	




FAN Conn



Reset Circuit




Reset Button




Screw Hole



20191210B
- H6 change to GNDA for Layout




Stand OFF



Clips




Turbo Key




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	FAN & Screw Hole
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	FH51M MIB LA-J871P
				Date:	Tuesday, February 11, 2020
				Sheet	77 of 112
				Rev	1.0


System DC interface




+1.05VALW TO +1.05V_VCCST /+1.8VALW TO +1.8VS



For Power ON/Off Sequence



+1.05VALW TO +1.05VS_VCCSTG



Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev 1.0	
				Date: Tuesday, February 11, 2020	
				Sheet 79 of 112	

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	N18E-GDDR6 D
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Tuesday, February 11, 2020	Sheet 80 of 112

Reserve Page


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	Reserve
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Tuesday, February 11, 2020	Sheet 81 of 112

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Reserve	
				Size	Document Number
				FXXXX M/B LA-J871P	
Date: Tuesday, February 11, 2020				Sheet	83 of 112
Rev		1.0			

Battery Bot Side





- PIN1 GND
PIN2 GND
PIN3 SMD
PIN4 SMC
PIN5 TEMP
PIN6 BI
PIN7 Batt+
PIN8 Batt+




When PR204=18.7K

For KB9022 OTP	Active	Recovery
VCIN0_PH (V)	89'C, 1V	56'C, 2V
PH202 (ohm)	8.0524K	26.11K

$$ADP_I = 20 * I(\text{adapter}) * 0.01$$
$$I(\text{adapter}) = \text{adapter (W)} * 130\% / 19$$






Security Classification	Compal Secret Data	Title	Compal Electronics, Inc.
Issued Date	2019/09/20	Deciphered Date	2020/09/20
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size	Document Number
			PXXXX M/B LA-J871P
		Date:	Tuesday, February 11, 2020
		Sheet	85 of 112



Reserve Page


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	Reserve
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Tuesday, February 11, 2020	Sheet 87 of 112





+VCC CORE
TDC= 80A>86A
Peak Current= 128A>140A
OCP Current= 154A>168A
Load Line= 1.8mV/A
Vboot= 0V


Main Func = VCCGT/+VCCSA



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+VCC GT/+VCC SA	
Size		Document Number		Rev	
		FXXXX M/B LA-J871P		1.0	
Date:		Tuesday, February 11, 2020		Sheet 93 of 112	


Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	Reserve
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Tuesday, February 11, 2020	Sheet 94 of 112



Compal Electronics, Inc.

Title				PWR_VGA_UP9512P			
Size	Document Number						Rev
	FXXXX M/B LA-J871P						1.0
Date:	Tuesday, February 11, 2020			Sheet	96	of	112






+NVVDD1
TDC 45.8A
Peak Current 120.5A
OCF current 144.6A
fsw=300kHz

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR +NVVDD1	
Size	Document	Number	Rev	FXXXX M/B LA-J871P	
Date:		Tuesday, February 11, 2020		Sheet	97 of 112

N18P-G62
+NVVDD
560uF X 5
22uF_0603 X 15
10uF_0402X 34
1uF_0201 X 28

Rail (GPU Ball) Name	Balls	Voltage	Filtering under GPU	Filtering Near GPU
GB4B-256 Package				
NVVDD		Varies	185 X 0.47uF (0201W X65) 23 X 10uF (0603 X65) 4 X 22uF (0805 X65) 3 X 47uF (0805 X65)	2 X 470uF (Poscap)
FBVDDQ (GPU side) ¹		1.25V 1.35V 1.5V 1.55V	48 X 0.47uF (0201 X65) 5 X 10uF (0603 X65)	7 X 10uF (0603 X65) 9 X 22uF (0603 X65)





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR VGA DECOUPLING
Size	Document Number	Rev	Date: Tuesday, February 11, 2020	
	FXXXX M/B LA-J871P	1.0	[Sheet 98 of 112]	

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	Reserve
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Tuesday, February 11, 2020	Sheet 99 of 112

Samsung & Micron VRAM
 When, VRAM_VDD_CTL=High
 Vboot=1.25V
 When, VRAM_VDD_CTL=Low
 Vboot=1.2V



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	PWR +1.5V VRAM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 1.0
Date:	Tuesday, February 11, 2020	Sheet	100 of 112		

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Reserve	
				Size	Document Number
				FXXXX M/B LA-J871P	
Date: Tuesday, February 11, 2020				Sheet	101 of 112
Rev		1.0			

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	Reserve
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					FXXXX M/B LA-J871P
				Date:	Tuesday, February 11, 2020
				Sheet	103 of 112
				Rev	1.0

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	Reserve
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Tuesday, February 11, 2020	Sheet 104 of 112

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Reserve	
				Size Document Number	
				FXXXX M/B LA-J871P	
Date: Tuesday, February 11, 2020				Sheet	105 of 112
				Rev	1.0

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Reserve	
				Size Document Number	
				FXXXX M/B LA-J871P	
Date: Tuesday, February 11, 2020				Sheet	106 of 112
				Rev	1.0

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Reserve	
				Size	Document Number
				FXXXX M/B LA-J871P	
Date: Tuesday, February 11, 2020				Sheet	107 of 112
Rev		1.0			

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	Reserve
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev 1.0
				Date: Tuesday, February 11, 2020	Sheet 108 of 112

Reserve Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	Reserve
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				FXXXX M/B LA-J871P	
				Date: Tuesday, February 11, 2020	Rev 1.0
				Sheet 109 of 112	

Page 1 of 1
for PWR

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title	PIR Document Number XXXXX M/B LA-J871P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev	
				Date	1.0	
				Tuesday, February 11, 2020 Sheet 110 of 112		

Version change list
(P.I.R. List)Page 1 of 1
for PWR

Item	Fixed Issue	Reason for change	PG#	Modify List	Date	Phase
01	Design Update	For EA Turning and HW sequence	93, 94 95, 97 89, 92	change PR1009 from 100K_0402_5% (SD028100380) to 10K_0402_5% (SD028100280) change PG pull high from +3VS to +3VALW change PRW1 from 20K_0402_1% (SD034200280) to 1K_0402_1% (SD034100180) Change the PCW27 from pop to un-pop, and . PCW27.2 net name change from +1.35VSDGPU to Vsense_+1.35VS_VGAP. unpop PCV135 Change the PUV8, PCV9 from pop to un-pop. Add location PRV51 0_0402_5% (SD028000080), and pop. Change the PCW21, PCW22 From 4700P_0402_50V (SE074472K80) to 2200P_0402_50V(SE074222K80). Delete PL1111 (HCB2012KF-121T50_0805)	11/14	A
02	Design Update	solution change	83, 85 90, 91	Change the PQB2,PQM2 from AON7506 (SB000010A00) to EMB12N03V (SB00001HV00) update location PR65 PRA3 to PUG1 PUA1 PLZ1,PLG1,PLZ2,PLZ3,PLZ4 change to common part P/N (SH00001EE00) pop PQZ2, PQZ4 unpop PQZ1, PQZ3	11/16	A
03	Design Update	0 ohm to R-short	83, 85 90, 91	Change PRM10, PRM8, PRV82, PRV85, PRV92, PRV95, PRV79, PRV81, PRV84, PRV89, PRV91, PRV94, PRV54, PRV56, PRV70, PRV145, PRV146, PRZ72, PRZ73, PRZ25, PRZ30, PRZ32, PRZ18, PRZ9, PRZ11, PRZ24, PRZ27,PRV20, PRV34	11/16	A
04	Design Update	For CPU transient	89, 92	change PRZ12 from 1.78K_0402_1%(SD00000WY80) to 1.62K_0402_1%(SD000003380) change PRZ14 from 31.6K_0402_1%(SD034316280) to 28K_0402_1%(SD034280280) change PCZ24 from 470P_0402_50V8J(SE071471J80) to 220P_0402_50V8J(SE082221J80) change PRZ51 from 84.5K_0603_1%(SD014845280) to 100K_0603_1%(SD014100380) PRZ61=110k ohm @H82, PRZ61=102k ohm @H62 PRZ35=25.5k ohm @H82, PRZ35=28k ohm @H62 unpop PCZ101, PCZ103, PCG102 pop PCZ176 un pop PCZ120, PCZ104, PCZ105, PCZ118, PCZ111, PCZ108, PCZ126, PCZ124 for H82 un pop PCZ120, PCZ104, CZ105, PCZ118, PCZ111, PCZ108, PCZ126, PCZ124, PCZ123, PCZ127, PCZ107, PCZ113, PCZ116, PCZ114 for H62	11/19	A
05	Design Update	solution change	84	Change the PL501 1.5uH to common part Change the PCZ47, PCZ48, PCZ65, PCV36, PCV249 from 33U_25V_NC_6.3X4.5 (SF000007200) to 33U_25V_M (SF000007700) Change the PRZ43 from 12.1K_0402_1% (SD034121280) to 12K_0402_1% (SD034120280)	12/3	A
06	Design Update	solution change	87	unpop PC1811 0.47U_0402_6.3V6K (SE124474K80)	12/12	B
07	Design Update	solution change	83, 97	pop PCV149~PCV158, PCV162~PCV165, PCV258 (1U_0201_6.3V6M) reserve PDB2 for dead battery	12/18	B
08	Design Update	solution change	87, 93, 94	Change PR1010, PRW9, PR1801, PR2501 from 0ohm to r-short	12/18	B
09	Design Update	For ESD request	82	Pop PC205 0.1U_0603_25V7K (SE042104K80) HS 鋁 皮 離 ESD 能量透過 PCB 小板及 H5 cable coupling 到 板造成 干擾	1/15	B
10	Design Update	For EMI request	93, 96	Pop PCW1, PCV48 2200P_0402_50V7K (SE074222K80) for EMI request Pop PCW2, PCV47 0.1U_0402_25V6 (SE000006880) for EMI request	1/15	B
11	Design Update	Design change	90, 87	delete boost circuit and PCZ47	5/7	FH58F EVT
12	Design Update	Design change	90, 87	delete PC1112	5/7	FH58F EVT
13	Design Update	Design change	88, 93	change PCB15 from S CER CAP 1U 6.3V K X5R 0402(SE000000K80) to 1U 16V K X5R 0402(SE000000U00) change PCB16 from S CER CAP 1U 6.3V K X5R 0402(SE000000K80) to S CER CAP 2.2U 16V K X5R 0402(SE000013780) Add PLV2, PLV3 second source S COIL .22UH TMC1004H-R22MG-R5505-D 50A(SH00001XH00)	6/25	INV2
14	Design Update	change CH_OC to 75A	95	change PRV71 from S RES 1/16W 133K +-1% 0402(SD034133380) to S RES 1/16W 113K +-1% 0402(SD034113380)	6/25	FH58F PVT

Security Classification	Compal Secret Data			Title	
Issued Date	2019/09/20	Deciphered Date	2020/09/20	PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Rev
				FXXXX M/B LA-J871P	
				Date:	Tuesday, February 11, 2020
				Sheet	111 of 112

Version change list (P.I.R. List)

Phase Rev.

Item	Page	Title	Date	Issue Description	Solution Description
1	52	CNVi	1205B	CNVi-Intel review (FH5VF)	Add RM67 / RM68 0-ohm Add PU RM70 / PD RM69 (Reserve)
2	52	UART_BT	1205B	UART_BT review	RM66 Change to @ for Vender review
3	81-111	PWR SCH	1206A	POWER update	Combined Power SCH (1204)
4	40	HDMI	1206B	HDMI EMI solution	Remove RY52/RY53/CY27 , LS15 change to pop (EMI@) .
5	17/69	JSSD3	1206B	JSSD3 SATA/PCIE detect	SATA6P change to 6P4 & RH303 PU
6	64	EMR	1206B	EMR Power source	RH285/RH286/RH292 power source change to +3VALW
7	63	Touch Pad	1206B	ESD	Add CK203(100p) for ESD
8	27	V6A	1206C	CLKREQ	RV83 change to pop(V6A@) / CV226 change to unpop (@)
9	19	PROJECT ID	1206C	PROJECT ID	defined as Project - 50 (ID1:H / ID0:L)
10	38	Panel OD	1206C	Panel OD function	RX11 change to unpop & BIOS needs to detect panel to select H or L .
11	16/58	BT_ON	1206C	BT_ON change to PCH	RH304 pop (PCH) & RB85 unpop (EC)
12	73	IO_B conn.	1209A	IO_B conn.	IO_B change pin define
13	15/68/69	M.2 SSD	1209B	Fixed naming	> SSD1 - GPP_B9/CLKREQ4# (PCIE only) (2018 @SSD2) > SSD2 - GPP_B8/CLKREQ3# (PCIE/SATA) (2018 @SSD1) > SSD3 - GPP_B10/CLKREQ5# (PCIE/SATA) (2019 NEW)
14	52	CNVi	1209B	CNVi-Intel review (FH5VF)	RM70 change power source to +3VS_WLAN
15	81-111	PWR SCH	1209C	POWER update	Combined Power SCH (1209)
16	81-111	PWR SCH	1210A	POWER update	Combined Power SCH (1209B)
17	77	H6	1210B	For Layout	H6 change to GNDA for Layout .
18	69	SSD3	1210B	BOM Config	ADD "SSD3@" for BOM
19	58	Board ID	1210B	Board ID config	ADD DVT@ & DVTRGB@ for DVT BOM
20	52	CNVi	1210C	CNVi-Intel review (FH51M)	> RM69 change to 71.5k & CNVi@ > RM70 set CNVi@ > RH22 change to 20K > RM36/RM37/RM67/RM68 change to 22 ohm
21	63	ESD	1211B		> Pop CK203 680p & ESD@ > CB12/CB13 change to 33p for ESD & ESD@
				PVT Rev 1.0	
22	63	SW	0114A	BTN	SW1 set EVT@
23	58		0114A	Action plan	CB6/CB9 100P 0402 Change to SE00000SE00 (0201)
24	15		0114A	Action plan	CH7/CH8 10P 0402 Change to SE173100J80 (0201)
25			0114A	Action plan	RO25 Change to 0201 R-short
26			0114A	Action plan	RH100 Change to 0603 R-short
27			0114A	Action plan	RS112/RS137/RA9/RB87/RX8/RX9 Change to 0402 R-short
28	52	CNVi	0114A	CNVi-Intel review (FH5VF)	Add CM51/CM52 10U Add CM53/CM54 0.01U
29	81-111	PWR SCH	0114B	POWER update	Combined Power SCH (0114B)
30	63		0115B	Action plan	R41 Change to 0603 R-short R18 Change to 0201 R-short *remove KBLED@
31	81-111	PWR SCH	0116A	POWER update	Combined Power SCH (0116)
32	6	CPU/PCH	0211A		Update CPU/PCH PN & config
33	62	LED	0211A		R64/R611 change to 1k
34	58	Board ID	0211A	Board ID config	ADD PVT@ & PVTRGB@ for PVT BOM

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2019/09/20	Deciphered Date	2020/09/20	Title PIR-HW1		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number FH51M M/B LA-J871P	Rev 1.0
				Date: Tuesday, February 11, 2020	Sheet 112 of 112	