

UltraBook 15" Schematics Document

Vinafix.com

Ivy Bridge Panther Point

2012-08-14

REV : A00

DY : None Installed

UMA: UMA only installed

SG: Optimus solution installed.

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

BMW Z5 DIS

Rev

A00


Date: Tuesday, August 14, 2012

Sheet 1 of 106

Block Diagram (Discrete / UMA)

Project code : 91.4VQ01.001
PCB P/N : 1319F
Revision : 11307-1

Vinafix.com



CHARGER		40
BQ24727		
INPUTS	OUTPUTS	
AD+	BT+	
SYSTEM DC/DC		41
TPS51125RGER		
INPUTS	OUTPUTS	
DCBATOUT	3D3V_AUX_S5 5V_S5 3D3V_S5 15V_S5	
CPU DC/DC		42,43
VT1318+VT1326		
INPUTS	OUTPUTS	
5V_S5	VCC_CORE	
GFX DC/DC		44
VT1318+VT1323		
INPUTS	OUTPUTS	
5V_S5	VCC_GFXCORE	
SYSTEM DC/DC		45
VT385		
INPUTS	OUTPUTS	
5V_S5	1D05V_PCH VCCP_CPU	
SYSTEM DC/DC		46
TPS51216		
INPUTS	OUTPUTS	
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3	
SYSTEM DC/DC		47
RT8068A		
INPUTS	OUTPUTS	
3D3V_S5	1D8V_S0	
SYSTEM DC/DC		48
APL5916		
INPUTS	OUTPUTS	
5V_S5	0D85_S0	
VGA DC/DC		92
ADP3211		
INPUTS	OUTPUTS	
DCBATOUT	VGA_CORE	
Switches		
INPUTS	OUTPUTS	
1D5V_S3 5V_S5 3D3V_S5 3D3V_S5 3D3V_S5 1D8V_S0 1D5V_S3 VCCP_CPU	1D5V_S0 5V_S0 3D3V_S0 3D3V_MLAN_AGAC 3D3V_VGA_S0 1D8V_VGA_S0 1D5V_VGA_S0 1D05V_VGA_S0	
UMA/Discrete PCB LAYER		
L1:Top L2:GND L3:Signal L4:Signal	L5:VCC L6:Signal L7:GND L8:Bottom	

PCH Strapping

Name	Schematics Notes
SPKR	The signal has a weak internal pull-down. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (Panther Point will disable the TCO Timer system reboot feature).
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
INTVRMEN	Integrated 1 V VRMs is enabled when high, External when low.
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
DF_TVS	DF_TVS needs to be pulled up to VccDFTERM power rail through 2.2 kOhms ±5% resistor.
HAD_DOCK_EN# /GPIO[33]	This signal controls the external Intel HD Audio docking isolation logic. This is an active-low-signal. When deasserted the external docking switch is in isolate mode. When asserted the external docking switch electrically connects the Intel HD Audio dock signals to the corresponding Panther Point signals. This signal can instead be used as GPIO33.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (0) Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality

Power Plane

Power Plane	Voltage	Actice Status	Description
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 1V_S0 0D85V_S0 0D75V_S0 VCC_CORE VCC GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 1V 0.85V 0.75V 0.3V to 1.3V 0 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

Sandy & Ivy Bridge Compatibility

Pin Name	Configuration	Schematic Notes
DDR3 VREF	Sandy Bridge + Ivy Bridge	DDR3 VREF, M1 and M3 function are required.
	Ivy Bridge	No change.
PROC_SELECT# & DF_TVS	Sandy Bridge + Ivy Bridge	Connect DF_TVS signal of the PCH to PROC_SELECT# of the processor through a 1K±5% series resistor. PROC_SELECT# also needs a 2.2K±5% pull up resistor to PCH VccDFTERM rail.
	Ivy Bridge	No change.
VCCIO_SEL	Sandy Bridge + Ivy Bridge	The POR for Ivy Bridge mobile parts is now 1.05 V. There is no longer a need for a separate VR for the processor at 1.0 V and the PCH at 1.05 V. A single VR may be shared for both.
	Ivy Bridge	No change.
VCCSA_VID[0:1]	Sandy Bridge + Ivy Bridge	VCCSA[0:1] are the select pin of VCCSA's power control.
	Ivy Bridge	No change.

Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value	POP Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1	0
CFG[4]		1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connectd to the EMBEDDED display Port	1	1
CFG[6:5]	PCI-Express Port Bifurcation Straps	11: 1x16 PCI Express 10: 2 x8 - PCI Express 01: Reserved 00: 1x8, 2x4 PCI Express	11	10

USB Table

Pair	Device
0	USB3.0 port1, With Power Share
1	USB3.0 port2 , Debug Port
2	USB3.0 port3
3	USB3.0 port4
4	Touch Panel
5	NC
6	NC
7	NC
8	WWAN
9	NC
10	Card reader
11	WLAN
12	CAMERA
13	NC

PCIE Table

PCIE	
Lane	Device
1	NC
2	NC
3	NC
4	WLAN
5	NC
6	Onboard LAN
7	NC
8	WWAN

SATA Table

SATA	
Pair	Device
0	HDD1
1	mSATA
2	NC
3	NC
4	ODD
5	NC

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Table of Content

Size
A3

Document Number
BMW Z5 DIS

Rev
A00

Date: Tuesday, August 14, 2012

Sheet 3 of 106


Vinafix.com

Layout Note:
Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.


Layout Note:
DMI trace length 2000~8000mil

Layout Note:
FDI trace length 2000~6500mil


Layout Note:
Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.



Layout Note:
PEG trace length 1500~9000mil



SSID = CPU



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (DDR)

Size
A3

Document Number	
-----------------	--



BMW Z5 DIS

Date: Tuesday, August 14, 2012

Sheet 6 of 106


SSID = CPU

Vinafix.com



PEG Static Lane Reversal	
CFG[2]	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed

Display Port Presence Strap	
CFG[4]	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port




PCIe Port Bifurcation Straps	
CFG[6:5]	11: 1x16 PCI Express 10: 2 x8 - PCI Express 01: Reserved 00: 1x8, 2x4 PCI Express

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU (RESERVED)			
Size A3	Document Number	Rev A00	
BMW Z5 DIS			
Date:	Tuesday, August 14, 2012	Sheet 7 of	106

SSID = CPU



SSID = CPU

22u Cap x 20
10u Cap x 6
1u Cap x 7

Layout Note:



- PH/PL resistors place close CPU
- SENSE signal recommend differential routing

VCCAXG Output Decoupling Recommendation:
3.9m ohm loadline design:(for GT2)
470u x 2(remove)
22u x 6(0805)
10u x 6(0603)
1u x 11(0402)

4.6m ohm loadline design:(for GT1)
330u x 2(remove)
22u x 5(0805)
10u x 6(0603)
1u x 6(0402)

VCCPLL Output Decoupling Recommendation:
330u x 1(remove)
1u x 2(0402)

VCCSA Output Decoupling Recommendation:
330u x 1(remove)
10u x 5(0603)
1u x 5(0402)



POWER

CPU1G

7 OF 9

GRAPHICS

DDR3 - 1.5V RAILS

QUIET RAILS

1.8V RAIL


SA RAIL

IVY-BRIDGE-GP-NF

71.00IVY.A0U

Layout Note:


+V_SM_VREF_CNT should have 10 mil trace width



5A

VDDQ Output Decoupling Recommendation:
330u x 1(remove)
10u x 8(0603)
1u x 10(0402)

VCCDQ Output Decoupling Recommendation:
1u x 1(0402)



Voltage Rail	Voltage(V)	Iccmax(A)
VCC_CORE(ULV)	0.3~1.52	33
VAXG(ULV)	0~1.52	29
VCCIO	1.05	8.5
VDDQ	1.5	5
VCCSA	0.9	4
VCCPLL	1.8	1.2


VCCSA Power Select		
Voltage(V)	VID[0]	VID[1]
0.9	0	0
LV & ULV 0.85	0	1
Others 0.8	1	0
0.775	1	0
0.75	1	1

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (VCC GFXCORE)	
Size			Document Number	
A3			BMW Z5 DIS	
Date:			Tuesday, August 14, 2012	
			Sheet 9 of 106	
			Rev A00	

SSID = CPU



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)

Size
A3

Document Number

BMW Z5 DIS

Rev

A00

Date: Tuesday, August 14, 2012


Sheet 10 of 106

Vinafix.com

(Blanking)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

XDP

Size

Document Number

Rev

A3

BMW Z5 DIS

A00

Date:

Tuesday, August 14, 2012

Sheet

11

of

106

(Blanking)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved






Size	Document Number	Rev
A3	BMW Z5 DIS	A00

Date: Tuesday, August 14, 2012	Sheet 12 of 106
--------------------------------	-----------------

(Blanking)



SSID = MEMORY




Note:
SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

Layout Note:
Place these Caps near SO-DIMMA.

Layout Note:
For S3 reduction circuit's 1D5V return pass.

SSID = MEMORY




(Blanking)



SSID = PCH

Vinafix.com



Layout Note:
Close HDMI port

Layout Note:
HDMI trace length to DC CAP. max 10000mil














SSID = PCH

Vinafix.com

USB3.0/2.0 Mapping Table

USB 3.0 Port	USB 2.0 port
Port 1	Port 0
Port 2	Port 1
Port 3	Port 2
Port 4	Port 3


Layout Note:
Trace Length :
PCH ~9000mil~~Cap~~1000mil~~CONN




USB Table

Pair	Device
0	USB3.0 port1, With Power Share
1	USB3.0 port2, Debug Port
2	USB3.0 port3
3	USB3.0 port4
4	Touch Panel
5	NC
6	NC
7	NC
8	WWAN
9	NC
10	Card reader
11	WLAN
12	CAMERA
13	NC




Layout Note:
1. USBRBIAS/# use 50ohm single-ended impedance spacing to other signal=15mil
2. Length < 500mil



Boot Bios Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	Boot BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)



Al6 Swap Override jumper	
PCI_GNT#3	Low = Al6 swap override/Top-Block Swap Override enabled High = Default



DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **PCH (PCI/USB/NVRAM)**



Size A3 Document Number **BMW Z5 DIS** Rev **A00**

Date: Tuesday, August 14, 2012 Sheet 18 of 106




SSID = PCH

Layout Note:

DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.
DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.



Sequence:
S0_PWR_GOOD after PM_SLP_S3# delay 200 ms



<Core Design>

DELL Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title PCH (DM I/FDI/PM)		
Size A3	Document Number BMW Z5 DIS	Rev A00
Date: Tuesday, August 14, 2012 Sheet 19 of 106		

SSID = PCH

Layout Note:
Place it at the open door location.

Integrated SUS 1V VRM Enable
INTVRMEN Low = External VRs
High = Internal VRs*


Layout Note:
Place near PCH

A00_0803

RN2101 RN




LPC_LAD2_PCH	1	8	LPC_AD2
LPC_LAD3_PCH	2	7	LPC_AD3
LPC_LAD1_PCH	3	6	LPC_AD1
LPC_LAD0_PCH	4	5	LPC_AD0

OR8P4R-PAD-1-GP



SSID = PCH


Vinafix.com



PANTHER-GP-NF
71.PANTH.00U

NCTF TEST PIN:
A1, A4, A45, A46, A5, A6, B3, B47,
B48, B49, B50, B51, B52, B53, B54,
B45, B46, B47, B48, B49, B50,
D49, E1, E49, F1, F49

GPIO
CPU/MISC
NCTF



Layout Note:
Check these four balls are connected firstly, then to GND

PLL ON DIE VR ENABLE


GPIO28 (PLL_ODVR_EN)	Weakly internal pull up 20k. High - Enable LOW - Disable
-------------------------	--

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title PCH (GPIO/CPU)		
Size A3	Document Number BMW Z5 DIS	Rev A00
Date: Tuesday, August 14, 2012 Sheet 22 of 106		

SSID = PCH



Voltage Rail	Voltage(V)	Iccmax(A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.228
VccADAC	3.3	0.063
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.7
VccDMI	1.1	0.047
VccIO	1.05	3.711
VccASW	1.05	0.903
VccSPI	3.3	0.01
VccDSW3_3	3.3	0.001
VccDFTERM	1.8	0.002
VccRTC	3.3	6uA
VccSus3_3	3.3	0.095
VccSusHDA	3.3	0.01
VccVRM	1.5	0.167
VccClkDMI	1.05	0.07
VccSSC	1.05	0.095
VccDIFFCLKLN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.04

Refer to chipset EDS V.0.7



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (POWER1)

Size
A3

Document Number


BMW Z5 DIS

Rev	AOC
-----	------------

Date: Tuesday, August 14, 2012

Sheet 23 of 106

SSID = PCH





DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Size A3 Document Number **BMW Z5 DIS** Rev **A00**

Date: Tuesday, August 14, 2012 Sheet 24 of 106

SSID = PCH

Vinafix.com




<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH (VSS)	
Size	Document Number	Rev		
A3	BMW Z5 DIS	A00		
Date:	Tuesday, August 14, 2012	Sheet	25	of 106


(Blanking)



SSID = Thermal





Fan controller




Layout Note:

Signal Routing Guideline:
Trace width = 15mil



EMI




<Core Design>



SSID = AUDIO

Layout Note:

Signal Routing Guideline:
Close to Codec



Azalia I/F EMI



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
Title																													

AUDIO CODEC

Size
A3

Document Number

BMW Z5 DISRev
A00

Date: Tuesday, August 14, 2012

Sheet 29 of 106

(Blanking)



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserve


Size	Document Number	Rev
A3	BMW Z5 DIS	A00
Date: Tuesday, August 14, 2012		Sheet 30 of 106

SSID = LOM



A

Date: Tuesday, August 14, 2012 Sheet 32 of 106



(Blanking)

Vinafix.com

(Blanking)



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	BMW Z5 DIS		A00
Date: Tuesday, August 14, 2012		Sheet 34 of	106

Vinafix.com


(Blanking)




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	BMW Z5 DIS		A00
Date: Tuesday, August 14, 2012		Sheet 35 of 106	1


SSID = Reset.Suspend




ROSA Run Power




Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation




Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU
S3 Power Reduction Circuit SM_DRAMRST#




<Core Design>

```
SSID = PWR.Support
```

Layout Note:

PSID Layout width > 25mil



<Core Design>

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DCIN

Size	A3
------	----

Document Number


BMW Z5 DIS

Rev	400
-----	-----

Date: Tuesday, August 14, 2012

Sheet 38 of 106

```
SSID = PWR.Support
```



Layout Note:

Place near Battery CONN



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

	Title
--	-------

BATT CONN

Size	A3
------	----

Document Number

BMW Z5 DIS


Rev

A00

Date: Tuesday, August 14, 2012


Sheet 39 of 106

SSID = Charger




EC Code only BQ24707A

H_PROCHOT#	AD_IA_HW	AD_IA_HW2
65W	0	0
90W	1	0
130W	0	1




<Core Design>



```
SSID = PWR.Plane.Regulator_5v3p3v
```



SSID = CPU.Regulator



SSID = CPU.Regulator




<Core Design>








Title			VT1318+1323 CPU_CORE1+1(3/3)
Size	Document Number	Rev	A00
A3	BMW Z5 DIS		
Date:	Tuesday, August 14, 2012	Sheet	44 of 106

SSID = PWR.Plane.Regulator_1p05v

140mils or Copper Shape






Vinafix.com



Design Current = 10.67A
16.77A<OCP< 19.82A

Diff pair

19.46,47.93 RUNPWROK >>>



22u Cap x 18
0.1 u Cap x 2

close output MLCC

close output MLCC

PU4602
Main source FDMS3604 (84.00033.037)




I/P cap:10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP CHOKE 1.0UH PCMB104T-1R0M Cyntec 3mohm/3.3mohm Isat =28Arms68.1R01C.10Q
O/P cap: CHIP CAP 470UF 2V EEFSXD471X 6mOhm 3.5Arm/Panasonic/79.47719.2BL
H/S,L/S: FDM53604S / 7.5mohm/9.8mOhm@4.5Vgs, 2.6mohm/3.2mOhm@4.5Vgs/ 84.03604.037



SSID = PWR.Plane.Regulator_1p8v

Vinafix.com


RT8068A for 1D8V_S0



DMB50

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RT8068A 1D8V S0			
Size	Document Number	Rev	
A3	BMW Z5 DIS	A00	
Date:	Tuesday, August 14, 2012	Sheet	47 of 106

SSID = PWR.Plane.Regulator_vccsa



Iomax=4A
OCP>9A
VCCSA=0.9V

$$V_{out} = 0.8 * (1 + R1/R2)$$

TPAD14-OP-GP TP4801 \ll VCCSA_SELO 9
TPAD14-OP-GP TP4802 \ll VCCSA_SENSE 9

DMB50

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title: **APL5916 VCCSA**

Size A3	Document Number BMW Z5 DIS	Rev A00
Date: Tuesday, August 14, 2012	Sheet 48 of 106	






SSID = VIDEO

LCD Power for ROSA

```
X01_0417
X01_0424 SWAP Signals
Main Source=20.F2101.030
```



Camera Power

**RF**

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

LCD Connector

Size
A3

	Document Num
--	--------------

BMW Z5 DIS

Rev
A00

Date: Tuesday, August 14, 2012






Sheet 49 of 106

(Blanking)




SSID = VIDEO

HDMI Level Shifter



HDMI CONN



DMB50



Title			Rev
HDMI Level Shifter/Connector			A00
Size	Document Number	BMW Z5 DIS	
A3			
Date:	Tuesday, August 14, 2012	Sheet	51 of 106

(Blanking)



(Blanking)



(Blanking)





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

ITP/Fan Connector

Document Number **BMW Z5 DIS**

Rev	A00
-----	------------


Sheet 55 of 106

SSID = SATA




Layout Note:


AC coupling Cap;
place near CONN(<100mils)



HDD CONN




ODD CONN





Layout Note:

AC coupling Cap;
place near CONN(<100mils)



Zero Power ODD Power Sequence



DMB50

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **HDD/ODD**

Size: A3 Document Number: **BMW Z5 DIS** Rev: **A00**

Date: Tuesday, August 14, 2012 Sheet: 56 of 106



(Blanking)






SSID = LOM

Vinafix.com



CHECK CONN

RJ45 Connector



0412 Connector List shows 22.10019.141

DMB50



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RJ45+Transfermer

Size
A4

Document Number

BMW Z5 DIS



Rev
A00

Date: Tuesday, August 14, 2012

Sheet 59 of 106

```
SSID = Flash.ROM
```


SPI Flash ROM(8M) for PCH



Layout Note:

KBC----10"----PCH
KBC----1.5"~6.5"----SPI
PCH----0.5"~6.5"----SPI

SSID = RBATT



DMB50



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Flash/RTCSize
A3

Document Number

BMW Z5 DIS

Rev	
A00	

Date: Tuesday, August 14, 2012

Sheet 60 of 106

Vinafix.com

(Blanking)

DMB50

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehshih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size	Document Number BMW Z5 DIS		Rev A00
Date:	Tuesday, August 14, 2012	Sheet	61 of 106

Vinafix.com

(Blanking)

DMB50


DELL


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehshih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Reserved

Size	Document Number	Rev
	BMW Z5 DIS	A00

Date: Tuesday, August 14, 2012 Sheet 61 of 106



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title _____			
<i>Reserved</i>			
Size	Document Number	Rev	
	<i>BMW Z5 DIS</i>	<i>A00</i>	
Date:	Tuesday, August 14, 2012	Sheet	61 of 106

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Reserved

Rev	
-----	--


BMW Z5 DIS

Rev
A00


Sheet 61 of 106

SSID = USB

USB3.0 Port1 with power share



USB Charger



TPS2541 charging type setting			
	CTL1	CTL2	CTL3
CDP	1	1	1
DCP	0	0	X

DMB50



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB 3.0

Size	A3
------	----

Document Number



BMW Z5 DIS

Date: Tuesday, August 14, 2012



Sheet 62 of 106

SSID = USB

Vinafix.com



USB3.0 Port2



DMB50

Vinafix.com

(Blanking)




DMB50

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Finger Printer			
Size A3	Document Number BMW Z5 DIS		Rev A00
Date: Tuesday, August 14, 2012		Sheet 64	of 106


SSID = Wireless

Mini Card Connector(802.11a/b/g/n)

WLAN CONN




SSID = Wireless




DATA & CLK kee


DATA & CLK keep about 20mil



Layout Note:



SSID = MSATA




(Blanking)




SSID = User.Interface


Front Power LED
LOW acted from KBC GPIO




SATA HDD LED
LOW acted from PCH GPIO




Battery LED2(White_LED)
LOW acted from KBC GPIO




Battery LED1(Amber_LED)
LOW acted from KBC GPIO





TPLOCK LED
LOW acted from KBC GPIO



WLAN LED
LOW acted from KBC GPIO




PWRBTN




SSID = KBC

Internal Keyboard Connector




CAP LED Control

LOW actived from KBC GPIO




KB Backlight Connector



```
SSID = Touch.Pad
```

Touch Pad Connector



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Key Board/Touch Pad

Size
A3

Document Number


BMW Z5 DISRev
A00

Date: Tuesday, August 14, 2012


Sheet 69 of 106

SSID = User.Interface


Vinafix.com



DMB50


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Hall Sensor			
Size A4	Document Number BMW Z5 DIS		Rev A00
Date: Tuesday, August 14, 2012		Sheet 70 of	106

SSID = DEBUG PORT



SSID = CPU

CPU XDP



DMB50

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Dubug connector			
Size A3	Document Number BMW Z5 DIS		Rev A00
Date: Tuesday, August 14, 2012		Sheet 71	of 106

(Blanking)



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Reserved

Document Number	Rev
BMW Z5 DIS	A00

Date: Tuesday, August 14, 2012

Sheet 72 of 106

(Blanking)



DELL

Reserved

Sheet 73 of 106

(Blanking)



Vinafix.com

(Blanking)



DMB50

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size A3	Document Number BMW Z5 DIS		Rev A00
Date: Tuesday, August 14, 2012		Sheet 75 of	106

Vinafix.com

(Blanking)

DMB50

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehshih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A3	Document Number BMW Z5 DIS	Date: Tuesday, August 14, 2012	Rev A00
		Sheet 76 of 106	

Ranking)

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A3	Document Number <i>BMW Z5 DIS</i>	Rev <i>A00</i>	
Date: Tuesday, August 14, 2012	Sheet 76	of	106

(Blanking)



DELL

Reserved

Rev	A00
-----	------------

Date: Tuesday, August 14, 2012 Sheet 77 of 106

(Blanking)



Reserved


Document Number	Rev
BMW Z5 DIS	A00

Sheet 78 of 106

(Blanking)



(Blanking)



(Blanking)



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.







Reserved


Document Number	Rev
BMW Z5 DIS	A00

Date: Tuesday, August 14, 2012






Sheet 81 of 106

```
SSID = User.Interface
```








DMBSO





DM850

1.05V +/- 3%
150mA
(180 ohm ESR=0.2)
1D05V_VGA_S0



Samsung (72.41646.00U)
Micron (72.41K26.00U)

	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
Micron(0x5)	1	0	1	0	0
	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
Samsung(0x1)	1	0	0	0	0







N13x GPUs do not support CEC. Leave the CEC pin as NC

GF1XX SDDR3 CMD MAPPING

CMD0	0-31	32-63
CMD0	CS0*	
CMD1		
CMD2	ODT	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0*
CMD17		
CMD18		ODT
CMD19		CKE
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
CMD31		

* A15 is not required for any x16 device, even up to 4Gb density
 * A15 is only needed if we support x8 configurations, and only at 4Gb


Vinafix.com








DG requires 4x0.1uF and 8x1.0uF per VRAM chip

CLOSE TO THE MEMORY

follow NV FAE suggest



DMB50



DMB50

DELL Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title GPU-VRAM3,4 (2/4)

Size A3 Document Number BMW Z5 DIS Rev A00

Date: Tuesday, August 14, 2012 Sheet 89 of 106


(Blanking)




(Blanking)



V-BOOT	VID0	VID1	VID2	VID3	VID4	VID5	VID6
0.9000V	0	0	0	0	1	1	0




3D3V S0 to 3D3V VGA S0 Transfer




	DGPU_PWR_EN#
dGPU mode	L
IGPU	H
IGPU with BACO	L

NV do not need 1.8V

change low $R_{ds(on)}$ MOSFET



3D3V_VGA_S0 should ramp-up before VGA_Core
VGA_Core should ramp-up before 1D5V_VGA_S0
1D5V_VGA_S0 should ramp-up before 1D05V_VGA_S0



Vinafix.com

(Blanking)

DMB50

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A3	Document Number BMW Z5 DIS		Rev A00
Date: Tuesday, August 14, 2012		Sheet 94 of	106

(Blanking)



DMB50




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Reserved	
Size	Document Number	Rev		
A3	BMW Z5 DIS	A00		
Date:	Tuesday, August 14, 2012	Sheet	95	of 106





(Blanking)







SSID = User.Interface



On the TOP side



x01_0412




DMB50

Chief River Platform Power Sequence



(AC mode)

Red Words: Controlled by EC GPIO




Before the power button status

This signal has an internal pull-up resistor and has an interval of 10 ns between the signal.




N13M-GS Power-Up/Down Sequence



For power-down, reversing the ramp-up sequence is recommended.



(DC mode)

Red Words: Controlled by EC GPIO




VREF must be powered up before Vout1,1, or after Vout1,1 within 0.7V. Also, VREF must power down after Vout1,1, or before Vout1,1 within 0.7V.



This signal represents the Power Good for all the non-D85 and non-graphic power rails.




Wistron CHIEF RIVER POWER UP SEQUENCE DIAGRAM




Power Up Sequence: -8 ~ 15




PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



DATA	PAGE	Change Item	Owner
3/30	39	DY R3901, Stuff BATSW1 For PT Build	EE
	27	Change R2724 to 20KΩ For PT Build	EE
	71	DY RN7101,R7101,R7102,R7103,DB1 For PT Build	EE
	69	Change R6909 Type to 0603 Prevent not enough power	EE
4/9	49	Change U4901 to 74.06288.B7F Sourcer provide	EE
4/12	49	LCD1 chanage to 20.F2101.030 By ME	ME
	59	RJ45 change to 68.IH601.301 By ME	ME
	66	USB2 change to 22.10341.A81 By ME	ME
	97	H3 change to ZZ.00PAD.921 By ME	ME
	97	Add H12 , H13 to ZZ.00PAD.921 By ME	ME
	97	Add SPR1 to 34.43E24.001 By ME	ME
	8	Del C845, C849, C843, C821, C846, C848, C831 Avoid Through Gole	EE
4/13	27	R2713 change to 64.10025.6DL from 64.1002D.6DL For 0.1% ==> 1%	ME
4/17	31	Change Q3106 from 84.00102.031 to 84.02130.031 Merge source.	EE
	62	Change TC6201,TC6303 to 78.10710.52L By EMC	EMC
	18	Change C1801 to 78.10491.4FL Merge source	EE
	82	C8201=EC8201 , C8202=EC8202 By EMC	EMC
	97	Add EC9701,EC9702,EC9703,EC9704 By EMC	EMC
	56	Add TP5601,TP5602,TP5603 By EMC	EMC
	41	Change PT4101,PT4103 to 77.52271.09L By EMC	EMC
	41	EC4119=PC4119 By EMC	EMC
	58	Change EC5801 to 83.00402.0A0 By EMC	EMC
	42	Change PC4211 to 78.10523.5FL For Merge Source	EE
	46	Change PC4620 to 79.47719.2BL For Merge Source	EE
	58	Change to SPK1 to 20.F1639.004 By ME	ME
4/18	41	Change PT4101,PT4103 to 77.22271.27L By EMC	EMC
	45	Change U4501 to 74.00386.03Z By Power team	Power
	65	Change R6510 PH to 3D3V_S5 , Change R6613 PH to 3D3V_AUX_KBC Prevent Leackage	EE
4/20	51	Add ER5101,ER5102,ER5103,ER5104 By EMC	EMC
	29	C2937 C2938 C2939 C2950 C2951 C6501 C8432 C8434 Change to 78.10620.51L For Merge Source	EE
4/23	82	Change TPAN1 to 20.F1876.006 By ME	ME
4/24	45	1.05v :ADD GAP EG4527, EG4529, EG4528, EG4525, EG4522 By EMC	EMC
	43	CPU::ADD GAP EG4301, EG4302, EG4303,,EG4304, EG4305, EG4306, EG4307 By EMC	EMC
	44	GFX: ADD GAP EG4401, EG4402, EG4403, EG4404, EG4405, EG4406, EG4407 By EMC	EMC

DATA	PAGE	Change Item	
	40	CHARGER :ADD GAP EG4010, EG4011, EG4012, EG4013 By EMC	EMC
	41	PR4103 33KR2F-GP change to 35K7R2F-L-GP (64.35725.L0L)By Power team	Power
	41	PR4102 120k change to 100KR2F-L2-GP(64.10035.L1L) By Power team	Power
	92	PR9238=196k ohm , PR9225=2.26k ohm By Power team	Power
	92	PU9204, PU9205=SIR166DP-T1-GE3-GP(84.00166.037) By Power team	Power
	47	Del EG4701,EG4702,EG4703,EG4704,EG4705,EG4706,EG4707 By EMC	EMC
	49	Swap LVDS1 signals for change LVDS1 CONN For correct Net	EE
4/25	59	Add XF5901 2nd source 68.69241.30C By EMC	EMC
	42	1) change PR4236=953-->1.3kohm for VCC LL 2) change PR4239=300-->412ohm for VCCAXG LL By Power team	Power
4/26	92	PR9225 change to 64.24915.6DL By Power team	Power
	59	Change C5902 to 78.1013N.14L By Power team	Power
	39.40	Change EG4010,EG4011,EG4012,EG4013 Location to EG3910,EG3911,EG3912,EG3913 By EMC	EMC
	39	Add EG3914,EG3915 By EMC	EMC
4/27	45	Del EG4529 By EMC	EMC
	40	Change PC4019 to BT+_G By EMC	EMC
	39	Change AFTP3905 to BT+_G By EMC	EMC
	92	Change PR9238 to 0603 size By Power team	Power
4/30	60	RTCL change to 62.70001.061 By ME	ME
	49	LCD1 change to 20.F2101.030 By ME	ME
	70	LIDSW1 change to 74.05712.0BB By ME	ME
	97	Add EC9705 to 78.10422.5FL By EMC	EMC
5/3	49	Delete EC4915 By EMC	EMC
5/4	28	Change FAN1 to 20.F1295.003 By ME	ME
	47	Change PL4701 to 68.1R550.20F By Power team	Power
	56	Add TP5601,TP5602,TP5603 For Layout	EE
5/8	62,63,82	Change and Stuff TR6301,TR6204,TR8201,TR8202 1st 68.00201.241 , 2nd 69.10084.081 By EMC	EMC
	82	Change EC8202 to 78.10423.2FL By EMC	EMC
	97	Stuff EC9701,EC9702,EC9703,EC9704,EC9705 By EMC	EMC
	49	Change and Stuff TR4902 1st 69.10084.071 , 2rd 69.10080.021 By EMC	EMC

DMB50



Title			Change History
Size A3	Document Number	Rev A00	
Date: Tuesday, August 14, 2012			Sheet 103 of 106

DATA	PAGE	Change Item	Version
5/19	82	Change EC8202 P/N to 78.10421.2BL for correction Footprint	EE
6/05	27	Change R2724 P/N to 64.33025.6DL for correction PCB VERSION	EE
6/11		Change PR3801,R2301,R2304,R2412,R2702,R2940,R4912,R6606,R6607,R8204 to 0603 short pad	EE
6/11		Change PR4022,PR4116,PR4127,PR4130,PR4133,PR4207,PR4212,PR4219,PR4223,PR4228,PR4250,PR4251,PR4252,PR4253,PR4254,PR4261,PR4510,PR4511,PR4522,PR4523,PR4607,PR4702,PR4801,PR4803,R1404,R1405,R1503,R1505,R1823,R1916,R1921,R1924,R1925,R1927,R1929,R2136,R2205,R2306,R2307,R2308,R2402,R2403,R2404,R2720,R2723,R2727,R2728,R2733,R2764,R2765,R2767,R2768,R2778,R2792,R2794,R2807,R2813,R3113,R3614,R3710,R4914,R4915,R504,R5125,R6202,R6203,R6204,R6205,R6281,R6282,R6283,R6284,R6305,R6306,R6307,R6308,R6502,R6505,R6616,R6810,R812,R909 to 0402 short pad	EE
6/11	29	Change R2935 to 0805 short pad	EE
6/11	20	Change RN2012 to 0402 short pad R2001,R2002. Change RN2014 to 0402 short pad R2012,R2014. Change RN2017 to 0402 short pad R2016,R2017.	EE
6/13	49	Change TR4902 to 69.10103.041 For Layout, Keep NO swap components so change original one	EE
62,63		Change TR6204,TR6301 to 69.10080.021 For Layout, Keep NO swap components so change original one	EE
	20	Change R2001,R2002 to RN2012, 4P2R short pad	EE
	20	Change R2012,R2014 to RN2014, 4P2R short pad	EE
6/15	49	Change TR4902 to 1st 69.10080.021 , 2nd 69.10103.041	EE
	31	Add C3111 , Prevent PLT_RST#_LAN rise time fail.	EE
	69	Change Net Rule KB_BL_CTRL# to 20 mils	EE
		Common Part change 78.10321.2FL --> 78.10324.2FL 78.10423.2FL --> 78.10421.2FL 78.10523.5BL --> 78.10521.2BL 84.2N702.031 --> 84.07002.I31 84.DM601.03F --> 84.2N702.E3F	EE
6/19	27	Add R2793 for new NETNAME KBC_BKLT connect to D4902.2	EE
	49	Move L_BKLT_CTRL to D4902.1	EE
	49	Add D4902 and R4905. Add a new NETNAME BKLT_CTRL to replace L_BKLT_CTRL	EE
	97	Add EC9706	EMC
6/20	14,15	C1514 -->EC1514 C1424 -->EC1424 C1421 -->EC1421 Follow EMC request	EMC
6/21	49	Change U4901 to 74.05285.07F.Prevent LG Falling time Fail.	EE
		Change C4901 to EC4915.	EMC

DATA	PAGE	Change Item	
	92	PL9201 change to 68.R2210.10N For 3mm H	Power
		TPAD1 and LEDBD1 Change to 20.K0320.006 Follow Connector List	ME
6/22	48	Change PU4801 to 74.05916.A31 for Reversion changed.	Power
		Delete TR8203,TR5101,TR5102,TR5104,TR5103,TR6501,TR6601.Follow PSE recommend.	EMC
6/25	62,63	Delete TR6205,TR6206,TR6302,TR6303.Follow PSE recommend.	EMC
	62,63	Delete R6279,R6280,R6303,R6304,R4903,R4906,TR8204,ER8201,ER8202,ER8203,ER8204.Follow PSE recommend.	EMC
	29	Add R2902,D2902 may replace by R2902	EE
	69	Delete C6906 For new NET NAME	EE
	69	KB_LED_DET_C change to 20mil.	EE
	69	AFTP78 conect to Q6901.D	EE
	56	Delete TP5601/5602/5603 , because no need.	EE
6/26		Change PR9238 to 174KΩ Change PC9210 to 680pF Change PR4236 to 866Ω Change PC4236 to 47pF Change PC4218 to 1500pF Follow Power Team change	Power
6/28	28	Change U2802 from 74.00991.031 to 74.05606.A71. For 74.00991.031 life cycle status is obsoleted	EE
7/30	69 21 29 49 58 92 93	DY R6912 , R6908 change to short pad. DY R6904, Pop R6905. RN2101 change to short pad 0R8P4R-PAD-1-G R2941 change to short pad R4905 change to short pad R5808 change to short pad PR9226, PR9227, PR9239 change to short pad PR9326 change to short pad	EE
8/3	27	Change R2724 to 47kΩ for A00.	EE
	20	Change R2003 to short pad	EE
8/6	71	Change DB1 to ZZ.00PAD.Y41	EE
		Page40,41,42,43,44,45,46,48,39 Change Pad type, change to green cover type.	EE
		Change ER8207,ER8208 to short pad.	EE
8/8	71	Change R6808,R6811 form 680Ω to 300Ω	EE

DMB50



Title			
Change History			
Size A3	Document Number BMW Z5 DIS		Rev A00
Date: Tuesday, August 14, 2012		Sheet 104 of 106	

[illegible][illegible]

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size	A3
------	----

Document Number	
-----------------	--

BMW Z5 DIS

Rev	400
-----	-----


Date: Tuesday, August 14, 2012

Sheet 105 of 106

5 4 3 2 1

BMW Z5 DIS CLK Block Diagram

D



C

B

A